## SAT Mixer-Oscillator-PLL for 3.3 GHz

### **TUA 6110XS**

#### Features


- Smallest possible lock-in time; no asynchronous divider stage
- 1-chip system for MPU control (I<sup>2</sup>C Bus)
- Fast I<sup>2</sup>C Bus mode possible
- 4 programmable chip addresses
- Short pull-in time for quick channel switch-over and optimized loop stability
- 3 high-current switch outputs
- 2 TTL inputs
- 5-level A/D converter
- Lock-in flag
- Power-down flag
- Few external components
- Frequency and amplitude-stable balanced oscillator for the Band A and Band B frequency range
- Optimum decoupling of input frequency from oscillator
- Double balanced mixer with wide dynamic range and low-impedance inputs for the Band A and Band B frequency range
- Internal band switch
- Low-noise reference voltage
- Package P-SSOP-28-1

	Туре	Ordering Code	Package
▼	TUA 6110XS	Q67000-A5211	P-SSOP-28-1

▼ New type

#### Application

The IC is suitable for all SAT-Tuners in TV-VCR-Sets and TOPSET-Converters.



#### **Pin Configuration**

(top view)




Figure 10


#### **Pin Definitions and Functions**

#### **PLL Section**

Pin No.	Symbol	Function
6	CAS	Chip address select
9	GND <sub>D</sub>	Ground for digital block (PLL)
10	SDA	Data input/output for the I <sup>2</sup> C Bus
11	SCL	Clock input for the I <sup>2</sup> C Bus
12	V <sub>VCCD</sub>	Positive supply voltage for digital block (PLL)
13	Q	4 MHz low-impedance crystal oscillator input
14	Qx	4 MHz low-impedance crystal oscillator input
15	P2/ADC	Port output/ADC input
16	P1/I1	Port output/TTL input
17	P0/I0	Port output/TTL input
18	CHGPMP	Charge pump output/loop filter
19	TUNE	Open collector output for pull up resistor/loop filter

## **Mixer-Oscillator Section**

Pin No.	Symbol	Function
1	MIXA	Band A mixer input, low-impedance, symmetrical to MIXAx
2	MIXAx	Band A mixer input, low-impedance, symmetrical to MIXA
3	MIXB	Band B mixer input, low-impedance, symmetrical to MIXBx
4	MIXBx	Band B mixer input, low-impedance, symmetrical to MIXB
5	V <sub>VCCA</sub>	Positive supply voltage for analog block
7	IF	Open collector mixer output, high-impedance, symmetrical to $IF_x$
8	IFx	Open collector mixer output, high-impedance, symmetrical to IF
20	GND <sub>A</sub>	Ground for analog block
21	OB-B1	Band B oscillator amplifier, high-impedance base input, symmetrical to OB-B2
22	OB-E1	Band B oscillator amplifier, low-impedance emitter output, symmetrical to OB-E2
23	OB-E2	Band B oscillator amplifier, low-impedance emitter output, symmetrical to OB-E1
24	OB-B2	Band B oscillator amplifier, high-impedance base input, symmetrical to OB-B1
25	OA-B1	Band A oscillator amplifier, high-impedance base input, symmetrical to OA-B2
26	OA-E1	Band A oscillator amplifier, low-impedance emitter output, symmetrical to OA-E2
27	OA-E2	Band A oscillator amplifier, low-impedance emitter output, symmetrical to OA-E1
28	OA-B2	Band A oscillator amplifier, high-impedance base input, symmetrical to OA-B1



## Block Diagram

Semiconductor Group

#### **Functional Description**

The **TUA 6110X** device combines a digitally programmable phase locked loop (PLL), with a mixer-oscillator block including two balanced mixers and oscillators for use in SAT tuners. The PLL block with four hard-switched chip addresses, forms a digitally programmable phase locked loop. With a 4 MHz quartz crystal, the PLL permits precise setting of the frequency of the sattuner oscillator up to 3.3 GHz in increments of 125 kHz. The tuning process is controlled by a microprocessor via an I<sup>2</sup>C Bus. The device has three output ports, which all can also be used as input ports (two TTL inputs and one A/D converter input). A flag is set when the loop is locked. The input ports and lock flag can be read by the processor via the I<sup>2</sup>C Bus. The mixer-oscillator block includes two balanced mixers (double balanced mixer with low-impedance input), two frequency and amplitude-stable balanced oscillators for Band A and Band B, a low-noise reference voltage source and a band switch.

#### **Circuit Description**

#### **General Description**

#### **Mixer-Oscillator Block**

The mixer-oscillator section includes two balanced mixers (double balanced mixer), two balanced oscillators for Band A and Band B, a reference voltage source and a band switch.

The band switch ensures that only one mixer-oscillator block at a time is activated. In the activated band the signal passes a frontend stage with MESFET amplifier, a double-tuned bandpass filter and is then fed to the balanced mixer input of the IC which has a low-impedance input.

The input signal is mixed there with the on chip oscillator signal from the activated oscillator section.

#### PLL Block

The mixer-oscillator signal VCO/VCOx is internally DC-coupled as a differential signal at the programmable divider inputs. The signal subsequently passes through a programmable divider with ratio N = 256 through 32767 and is then compared in a digital frequency/phase detector to a reference frequency  $f_{\text{REF}}$  = 125 kHz. This frequency is derived from a balanced, low-impedance 4 MHz crystal oscillator (pin Q, Qx) divided by Q = 32.

The phase detector has two outputs UP and DOWN that drive two current sources I+ and I– of a charge pump. If the negative edge of the divided VCO signal appears prior to the negative edge of the reference signal, the I+ current source pulses for the duration of the phase difference. In the reverse case the I– current source pulses. If the two signals are in phase, the charge pump output (CHGPMP) goes into the high-impedance state (PLL is locked). An active low-pass filter integrates the current pulses to generate the tuning voltage for the VCO (internal amplifier, external pullup resistor at TUNE and external RC circuitry). The charge pump output is also switched into the high-impedance state when the control bit T0 = 1. Here it should be noted, however, that the tuning voltage can alter over a long period in the high-impedance state as a result of self-discharge in the peripheral circuity. TUNE may be switched off by the control bit OS to allow external adjustments.

By means of a control bit 5I the pump current can be switched between two values by software. This programmability permits alteration of the control response of the PLL in the locked-in state. In this way different VCO gains can be compensated, for example.

The software-switched ports P0, P1, and P2 are general-purpose open-collector outputs. The test bit T1 = 1, switches the test signals  $f_{REF}$  (4 MHz/32) and Cy (divided input signal) to P0 and P1 respectively. P0, P1, and P2 are bidirectional: P0 and P1 are TTL inputs; P2 is an A/D converter input.

Data are exchanged between the processor and the PLL via the I<sup>2</sup>C Bus. The clock is generated by the processor (input SCL), while pin SDA functions as an input or output depending on the direction of the data (open collector, external pull-up resistor). Both inputs have hysteresis and a low-pass characteristic, which enhance the noise immunity of the I<sup>2</sup>C Bus.

The data from the processor pass through an I<sup>2</sup>C Bus controller. Depending on their function the data are subsequently stored in registers. If the bus is free, both lines will be in the marking state (SDA, SCL are HIGH). Each telegram begins with the start condition and ends with the stop condition. Start condition: SDA goes LOW, while SCL remains HIGH. Stop condition: SDA goes HIGH while SCL remains HIGH. All further information transfer takes place during SCL = LOW, and the data is forwarded to the control logic on the positive clock edge.

The **table 3** 'Bit Allocation' should be referred to the following description. All telegrams are transmitted byte-by-byte, followed by a ninth clock pulse, during which the control logic returns the SDA line to LOW (acknowledge condition). The first byte is comprised of seven address bits. These are used by the processor to select the PLL from several peripheral components (chip select). The eighth bit (R/W) determines whether data are written into (R/W = 0) or read from (R/W = 1) the PLL.

In the data portion of the telegram during a WRITE operation, the first bit of the first or third data byte determines whether a divider ratio or control information is to follow. In each case the second byte of the same data type or a stop condition has to follow the first byte.

If the address byte indicates a READ operation, the PLL generates an acknowledge and then shifts out the status byte onto the SDA line. If the processor generates an acknowledge, a further status byte is output; otherwise the data line is released to allow the processor to generate a stop condition. The status word consists of two bits from the TTL input ports, three bits from the A/D converter, the lock flag and the power-on flag.

Four different chip addresses can be set by appropriate connection of pin CAU (see **table 4** 'Address Selection').

When the supply voltage is applied, a power-on reset circuit prevents the PLL from setting the SDA line to LOW, which would block the bus. The power-on reset flag POR is set at power-on and when  $V_{\text{VCCD}}$  goes below 3.2 V. It will be reset at the end of a READ operation.

The lock detector resets the lock flag FL when the width of the charge pump current pulses is greater than the period of the crystal oscillator (i.e. 250 ns). Hence, when FL = 1, the maximum deviation of the input frequency from the programmed frequency is given by

$$\Delta f = \pm I_{\rm P}(K_{\rm vco} / f_{\rm Q}) (C_1 + C_2) / (C_1 C_2)$$

where  $I_p$  is the charge pump current,  $K_{VCO}$  the VCO gain,  $f_Q$  the crystal oscillator frequency and  $C_1$ ,  $C_2$  the capacitances in the loop filter (see **Application Circuit**). As the charge pump pulses at 125 kHz (=  $f_{REF}$ ), it takes a maximum of 8 µs for FL to be reset after the loop has lost lock state.

Once FL has been reset, it is set only if the charge pump pulse width is less than 250 ns for eight consecutive  $f_{ref}$  periods. Therefore, it takes between 64 and 72 µs for FL to be set after the loop regains lock.

#### Table 3

#### **Bit Allocation Read/Write Data**

MSB Bit6 Bit5	Bit4	Bit3	Bit2	Bit1	LSB	Ack
---------------	------	------	------	------	-----	-----

#### Write Data

Address Byte	1	1	0	0	0	MA1	MA0	0	Ack
Prog. Divider Byte1	0	n14	n13	n12	n11	n10	n9	n8	Ack
Prog. Divider Byte 2	n7	n6	n5	n4	n3	n2	n1	n0	Ack
Control Byte1	1	51	T1	Т0	1	1	1	OS	Ack
Control Byte 2	A/B	x	x	х	x	P2	P1	P0	Ack

#### **Read Data**

Address Byte	1	1	0	0	0	MA1	MA0	1	Ack
Status Byte	POR	FL	x	11	10	A2	A1	A0	Ack

Note: MSB is shifted first.

#### **Divider Ratio**

 $\begin{array}{rl} \mathsf{N} = & 16384 \times \mathsf{n}14 + 8192 \times \mathsf{n}13 + 4096 \times \mathsf{n}12 + 2048 \times \mathsf{n}11 + 1024 \times \mathsf{n}10 + 512 \times \mathsf{n}9 + \\ & 256 \times \mathsf{n}8 + 128 \times \mathsf{n}7 + 64 \times \mathsf{n}6 + 32 \times \mathsf{n}5 + 16 \times \mathsf{n}4 + 8 \times \mathsf{n}3 + 4 \times \mathsf{n}2 + 2 \times \mathsf{n}1 + \mathsf{n}0 \end{array}$ 

#### Ports P0, P1, P2

- 1 Open-collector output is active
- 0 Open-collector output is inactive, TTL-inputs I1, I0 and ADC available

#### **Bandswitch A/B**

High switch to OSC/MIX B

#### Pump Current 5I

High switch to high current

#### **Disabling Tuning Voltage OS**

High disables TUNE

	operation
PLL lock flag FL:	flag is set when loop is locked
TTL-inputs I1, I0:	input data from pins P1/I1, P0/I0

#### Table 4 Address Selection


Voltage at CAS	M1	MO
$\overline{(0 \dots 0.1) \times V_{\text{VCCD}}}$	0	0
Open circuit	0	1
$(0.4 \dots 0.6) \times V_{VCCD}$	1	0
$(0.9 1) \times V_{VCCD}$	1	1

#### Table 5 Test Modes

Test Mode	T1	Т0
Normal operation	0	0
$P1 = Cy \text{ output, } P0 = f_{REF} \text{ output}$	1	0
Charge pump output CHGPMP is in high-impedance state	0	1
TTL-inputs I1/I0 are Cy/ $f_{REF}$ inputs of phase detector	1	1

# Table 6A/D Converter Levels

Voltage at P2/ADC	A2	A1	A0
$(0 0.15) \times V_{VCCD}$	0	0	0
$(0.15 \dots 0.3) \times V_{VCCD}$	0	0	1
(0.3 0.45) × V <sub>VCCD</sub>	0	1	0
$(0.45 \dots 0.6) \times V_{\text{VCCD}}$	0	1	1
$\overline{(0.6 \dots 1) \times V_{\text{VCCD}}}$	1	0	0



**Circuit Description** 

## Absolute Maximum Ratings

 $T_{\rm A}$  =  $-20 \,^{\circ}$ C to  $80 \,^{\circ}$ C

Parameter	Symbol	Limit Values		Unit	Remarks
		min.	max.		

#### PLL

		_	-	1	
Supply voltage	$V_{ m VCCD}$	- 0.3	+ 6	V	
Current	I <sub>VCCD</sub>		40	mA	
Output CHGPMP	V <sub>CHGPMP</sub>	- 0.3	+ 3.5	V	
Crystal oscillator pins Q, Qx	VQ	- 0.3	$V_{\rm VCCD}$	V	
Bus input/output SDA	$V_{\rm SDA}$	- 0.3	+ 6	V	
Bus input SCL	V <sub>SCL</sub>	- 0.3	+ 6	V	
Port outputs P0, P1, P2	V <sub>P</sub>	- 0.3	+ 13	V	
Chip address switch CAU	$V_{CAU}$	- 0.3	$V_{\rm VCCD}$	V	
Output active filter TUNE	V <sub>TUNE</sub>	- 0.3	+ 33	V	
Bus output SDA	I <sub>SDAL</sub>	– 1	5	mA	open collector
Port outputs P0, P1, P2	I <sub>PL</sub>	- 1	15	mA	open collector
Total port output current	$\Sigma I_{PL}$		20	mA	
Junction temperature	Tj		+ 125	°C	
Storage temperature	Ts	- 40	+ 125	°C	
Thermal resistance (junction to ambient)	R <sub>thA</sub>		75	K/W	

### **Mixer-Oscillator**

Supply voltage	$V_{ m VCCA}$	- 0.3	+ 6	V	
Current	I <sub>VCCA</sub>		40	mA	
Output IF, IFX	$I_{\rm IF}, I_{\rm IFX}$		9	mA	open collector

### **Operating Range**

Parameter	Symbol	Limit	Values	Units	Remarks
		min.	max.		
Supply voltage	V <sub>VCCD</sub>	+ 4.5	+ 5.5	V	
Supply voltage	V <sub>VCCA</sub>	+ 4.5	+ 5.5	V	

## **Operating Range**

Parameter	Symbol	Limit	Values	Units	Remarks
		min.	max.		
Supply current	I <sub>VCCD</sub>	18	35	mA	
Supply current	IVCCA	18	35	mA	
Mixer output voltage	$V_{\rm IF}, I_{\rm FX}$	+ 4.5	+ 5.5	V	open collector
Mixer output current	$I_{\rm IF}, I_{\rm FX}$	4.0	8.0	mA	open collector
Programmable divider factor	N	256	32767		
Band A Mixer input frequency range	f <sub>MA</sub>	900	2050	MHz	
Band B Mixer input frequency range	$f_{MB}$	1700	2550	MHz	
Band A Oscillator frequency range	$f_{OA}$	1350	2300	MHz	
Band B Oscillator frequency range	f <sub>ов</sub>	2250	3000	MHz	
Ambient temperature	T <sub>A</sub>	- 20	+ 80	°C	

## **AC/DC Characteristics**

 $V_{\text{VCCD}}$  = 4.5 V to 5.5 V;  $T_{\text{A}}$  = – 20 °C to 80 °C

Parameter	Symbol	Limit Values			Units	its Test Condition
		min.	typ.	max.		
PLL				1		
Supply current	I <sub>VCCD</sub>	21	26	31	mA	$V_{\rm VCCD} = 5 \ V$

### Crystal Oscillator Connections Q, QX

Crystal frequency	$f_{Q}$	3.2	4.0	4.8	MHz	series resonance
Crystal resistance <sup>1)</sup>	$R_{Q}$	10		100	Ω	series resonance
Oscillation frequency	fQ	3.99975	4.000	4.00025	MHz	$f_{\rm Q}$ = 4 MHz
Drive current <sup>1)</sup>	I <sub>Q</sub>	tbd	tbd	tbd	μArms	$f_{\rm Q}$ = 4 MHz
Input impedance	ZQ	- 600	- 750	- 900	Ω	$f_{\rm Q}$ = 4 MHz
Margin from 1 <sup>st</sup> (fundamental) to 2 <sup>nd</sup> and 3 <sup>rd</sup> harmonics <sup>1)</sup>	a <sub>H</sub>			20	dB	$f_{\rm Q}$ = 4 MHz

Notes see page 141.

 $V_{\rm VCCD}$  = 4.5 V to 5.5 V;  $T_{\rm A}$  = - 20 °C to 80 °C

Parameter	Symbol	Limit Values			Units	Test Condition
		min. typ. max.		max.		

### Charge Pump Output CHGPMP ( $V_{VCCD} = 5 V$ )

HIGH output current	I <sub>CPH</sub>	± 90	± 220	± 300	μA	$5I = 1, V_{CP} = 2 V$
LOW output current	I <sub>CPL</sub>	± 22	± 50	± 75	μA	$5I = 0, V_{CP} = 2 V$
Tristate current	I <sub>CPZ</sub>		+ 1		nA	$T0 = 1, V_{CP} = 2 V$
Output voltage	V <sub>CP</sub>	1.0		2.5	V	locked

#### Drive Output TUNE (open collector)

HIGH output current	I <sub>TH</sub>		10	μA	$V_{\rm TH} = 33 \text{ V},$ T0 = 1
LOW output voltage	$V_{TL}$		0.5	V	<i>I</i> <sub>TL</sub> = 1.5 mA

### Port Outputs P0, P1, P2 (open collector)

HIGH output current	I <sub>POH</sub>		10	μA	V <sub>POH</sub> = 13.5 V
LOW output voltage	$V_{POL}$		0.5	V	<i>I</i> <sub>POL</sub> = 15 mA

#### TTL Port Inputs P0, P1

HIGH input voltage	V <sub>PIH</sub>	2.7			V	
LOW input voltage	$V_{PIL}$			0.8	V	
HIGH input current	I <sub>PIH</sub>			10	μA	V <sub>PIH</sub> = 13.5 V
LOW input current	I <sub>PIL</sub>		– 10		μA	$V_{\rm PIL} = 0 \ { m V}$

#### **ADC Port Input P2**

HIGH input current	I <sub>ADCH</sub>		10	μA	
LOW input current	IADCL	- 10		μA	

 $V_{\rm VCCD}$  = 4.5 V to 5.5 V;  $T_{\rm A}$  = - 20 °C to 80 °C

Parameter	Symbol	Limit Values			Units	Test Condition
		min. typ. max.		max.		

#### Address Selection Input CAS

HIGH input current	I <sub>CASH</sub>		50	μA	$V_{\rm CASH} = 5 \ { m V}$
LOW input current	ICASL	- 50		μA	$V_{\text{CASL}} = 0 \text{ V}$

#### I<sup>2</sup>C Bus

Bus inputs SCL, SDA					
HIGH input voltage	$V_{IH}$	3	5.5	V	
LOW input voltage	$V_{IL}$		1.5	V	
HIGH input current	I <sub>IH</sub>		10	μA	$V_{\rm IH} = V_{\rm S}$
LOW input current	I <sub>IL</sub>	- 20		μA	$V_{\rm IL} = 0 \ V$

### **Bus Output SDA (open collector)**

HIGH output current	I <sub>OH</sub>		10	μA	V <sub>он</sub> = 5.5 V
LOW output voltage	$V_{OL}$		0.4	V	<i>I</i> <sub>OL</sub> = 3 mA

#### Edge Speed SCL, SDA

Rise time	t <sub>r</sub>		300	ns	
Fall time	t <sub>f</sub>		300	ns	

#### **Clock Timing SCL**

Frequency	$f_{\rm SCL}$	0	400	kHz	
HIGH pulse width	t <sub>H</sub>	0.6		μs	
LOW pulse width	tL	1.3		μs	

 $V_{\rm VCCD}$  = 4.5 V to 5.5 V;  $T_{\rm A}$  = - 20 °C to 80 °C

Parameter	Symbol	Limit Values			Units	Test Condition
		min.	typ.	max.		

#### **Start Condition**

Set-up time	t <sub>susta</sub>	0.6		μs	
Hold time	t <sub>hsta</sub>	0.6		μs	

#### **Stop Condition**

Set-up time	t <sub>susto</sub>	0.6		μs	
Bus free	t <sub>buf</sub>	1.3		μs	

#### **Data Transfer**

Set-up time	t <sub>sudat</sub>	0.1			μs	
Hold time	<i>t</i> <sub>hdat</sub>	0			μs	
Input hysteresis SCL, SDA <sup>1)</sup>	$V_{hys}$		200		mV	
Noise immunity SCL, SDA <sup>1), 2)</sup>	V <sub>N</sub>		5		Vpp	<i>f</i> <sub>N</sub> = 1 MHz 14 MHz
Capacitive load for each bus line	CL			400	pF	

#### **Mixer-Oscillator**

Current	I <sub>VCCA</sub>	21	26	32	mA	Bit A/B = L
consumption	$I_{VCCB}$	21	26	32	mA	Bit A/B = H
Mixer output impedance	$R_{\rm IF,  IFX}$		11		kΩ	Parallel equivalent circuit
	$C_{IF, IFx}$		0.5		pF	Parallel equivalent circuit

<sup>1)</sup> Design note: no 100 % final inspection.
 <sup>2)</sup> Sinusoidal noise signal applied via 33 pF coupling capacitor.

 $V_{\text{VCCD}} = 4.5 \text{ V to } 5.5 \text{ V}; T_{\text{A}} = -20 \text{ °C to } 80 \text{ °C}$ 

Parameter	Symbol	Limit Values			Units	Test Condition
		min.	typ.	max.		

#### **Band A Circuit Section**

Oscillator frequency range	$f_{OscA}$	1350		2550	MHz	$V_{\rm d} = 0 \dots 28  {\rm V}$
Oscillator drift	$\Delta f_{OscA}$			2	MHz	$V_{\rm S}$ = 5 V ± 10 %
	$\Delta f_{OscA}$			2	MHz	$\Delta T = 25 \ ^{\circ}\text{C}$
	$\Delta f_{OscA}$			5	MHz	t = 5 s up to 15 min. after switching on
Oscillator pulling	V <sub>MIXA</sub>				dBµV	$\Delta f = \text{tbd}$
	V <sub>MIXA</sub>				dBµV	$\Delta f = \text{tbd}$
	$V_{MIXA}$				dBµV	$\Delta f_{int} = tbd$
	$V_{MIXA}$				dBµV	$\Delta f_{\text{int}} = \text{tbd}$
Mixer gain	$G_{MixA}$	3	6	9	dB	
Mixer noise figure	$F_{MixA}$		9		dB	f <sub>e</sub> = 950 MHz (DSB)
	$F_{MixA}$		15		dB	<i>f</i> <sub>e</sub> = 2.1 GHz (DSB)
Mixer input impedance	R <sub>MixA</sub>		25		Ω	serial equivalent circuit
	L <sub>MixA</sub>		10		nH	serial equivalent circuit
IF suppression	a <sub>IF</sub>		20		dB	$V_{\text{MixB}} = 80 \text{ dB}\mu\text{V}$


 $V_{\text{VCCD}} = 4.5 \text{ V to } 5.5 \text{ V}; T_{\text{A}} = -20 \text{ °C to } 80 \text{ °C}$ 

Parameter	Symbol	Limit Values			Units	Test Condition
		min.	typ.	max.		


#### Band B Circuit Section

Oscillator frequency range	$\Delta f_{\text{OscB}}$	2.25		3.0	GHz	$V_{\rm t} = 0 \dots 28  {\rm V}$
Oscillator drift	$\Delta f_{\text{OscB}}$			1	MHz	$V_{\rm S}$ = 5 V ± 10 %
	$\Delta f_{\text{OscB}}$			1	MHz	$\Delta T = 25 \ ^{\circ}\text{C}$
	$\Delta f_{\text{OscB}}$			2	MHz	t = 5 s up to 15 min. after switching on
Oscillator pulling	V <sub>MIXB</sub>				ΒμV	$\Delta f = \text{tbd}$
	$V_{\mathrm{MIXB}}$				ΒμV	$\Delta f = \text{tbd}$
	$V_{MIXB}$				dBµV	$\Delta f_{\rm int} = \text{tbd}$
	$V_{MIXB}$				dBµV	$\Delta f_{\rm int} = \text{tbd}$
Mixer gain	$G_{MixB}$		3		dB	
Mixer noise figure	$F_{MixB}$		15		dB	$f_{\rm e}$ = 2.0 GHz (DSB)
			18		dB	f <sub>e</sub> = 2.5 GHz (DSB)
Mixer input impedance	R <sub>MixB</sub>		35		Ω	serial equivalent circuit
	L <sub>MixB</sub>		10		nH	serial equivalent circuit
IF suppression	a <sub>IF</sub>		20		dB	$V_{\text{MixB}}$ = 80 dB $\mu$ V

### **Test Circuit 1**



## Figure 13 Measurement of Crystal Oscillator Frequency



#### Figure 14 Equivalent I/O-Schematic

### **Test Circuit 2**





Figure 15 Measurement of S-Parameter S11, S12, S21, S22 and Calculation of  $\pi$ -Equivalent Circuit

#### Table 7 Test Frequency

Test Point	Test Frequency in MHz	Pin x	Pin y
Mixer input impedance A	950	1	2
Mixer input impedance B	2000	3	4

### **Test Circuit 3**



Measurement of Output Capacitance by Measurement of S-Parameters S11, S12, S21, S22 at 480 MHz

### **Test Circuit 4**





Figure 17

Semiconductor Group

## Equivalent I/O-Schematic



### Figure 18 Equivalent I/O-Schematic of Charge Pump





Figure 19 Equivalent I/O-Schematic of Port Pins



### Figure 20 Equivalent I/O-Schematic of CAS Pin





Figure 21 Equivalent I/O-Schematic of SDA/SCL Pins









Figure 23 Equivalent I/O-Schematic of Oscillator Pins



## I<sup>2</sup>C Bus Timing