## SIEMENS

## Features

- Smallest possible lock-in time; no asynchronous divider stage
- 1-chip system for MPU control (I²C Bus)
- Fast I ${ }^{2} \mathrm{C}$ Bus mode possible
- 4 programmable chip addresses
- Short pull-in time for quick channel switch-over and optimized loop stability

- 3 high-current switch outputs
- 2 TTL inputs
- 5-level A/D converter
- Lock-in flag
- Power-down flag
- Few external components
- Frequency and amplitude-stable balanced oscillator for the Band A and Band B frequency range
- Optimum decoupling of input frequency from oscillator
- Double balanced mixer with wide dynamic range and low-impedance inputs for the Band A and Band B frequency range
- Internal band switch
- Low-noise reference voltage
- Package P-SSOP-28-1

| Type | Ordering Code | Package |
| :--- | :--- | :--- |
| TUA 6110XS | Q67000-A5211 | P-SSOP-28-1 |

New type

## Application

The IC is suitable for all SAT-Tuners in TV-VCR-Sets and TOPSET-Converters.

## Pin Configuration

(top view)


Figure 10
Pin Definitions and Functions

## PLL Section

| Pin No. | Symbol | Function |
| :--- | :--- | :--- |
| 6 | CAS | Chip address select |
| 9 | GND $_{\text {D }}$ | Ground for digital block (PLL) |
| 10 | SDA | Data input/output for the I ${ }^{2}$ C Bus |
| 11 | SCL | Clock input for the I${ }^{2}$ C Bus |
| 12 | $V_{\text {vccD }}$ | Positive supply voltage for digital block (PLL) |
| 13 | Q | 4 MHz low-impedance crystal oscillator input |
| 14 | Qx | 4 MHz low-impedance crystal oscillator input |
| 15 | P2/ADC | Port output/ADC input |
| 16 | P1/I1 | Port output/TTL input |
| 17 | P0/I0 | Port output/TTL input |
| 18 | CHGPMP | Charge pump output/loop filter |
| 19 | TUNE | Open collector output for pull up resistor/loop filter |

## Mixer-Oscillator Section

| Pin No. | Symbol | Function |
| :---: | :---: | :---: |
| 1 | MIXA | Band A mixer input, low-impedance, symmetrical to MIXAx |
| 2 | MIXAx | Band A mixer input, low-impedance, symmetrical to MIXA |
| 3 | MIXB | Band B mixer input, low-impedance, symmetrical to MIXBx |
| 4 | MIXBx | Band B mixer input, low-impedance, symmetrical to MIXB |
| 5 | $V_{\text {vcca }}$ | Positive supply voltage for analog block |
| 7 | IF | Open collector mixer output, high-impedance, symmetrical to $\mathrm{IF}_{\mathrm{x}}$ |
| 8 | IFx | Open collector mixer output, high-impedance, symmetrical to IF |
| 20 | $\mathrm{GND}_{\mathrm{A}}$ | Ground for analog block |
| 21 | OB-B1 | Band B oscillator amplifier, high-impedance base input, symmetrical to OB-B2 |
| 22 | OB-E1 | Band B oscillator amplifier, low-impedance emitter output, symmetrical to OB-E2 |
| 23 | OB-E2 | Band B oscillator amplifier, low-impedance emitter output, symmetrical to OB-E1 |
| 24 | OB-B2 | Band B oscillator amplifier, high-impedance base input, symmetrical to OB-B1 |
| 25 | OA-B1 | Band A oscillator amplifier, high-impedance base input, symmetrical to OA-B2 |
| 26 | OA-E1 | Band A oscillator amplifier, low-impedance emitter output, symmetrical to OA-E2 |
| 27 | OA-E2 | Band A oscillator amplifier, low-impedance emitter output, symmetrical to OA-E1 |
| 28 | OA-B2 | Band A oscillator amplifier, high-impedance base input, symmetrical to OA-B1 |



Figure 11

## Block Diagram

## Functional Description

The TUA 6110X device combines a digitally programmable phase locked loop (PLL), with a mixer-oscillator block including two balanced mixers and oscillators for use in SAT tuners. The PLL block with four hard-switched chip addresses, forms a digitally programmable phase locked loop. With a 4 MHz quartz crystal, the PLL permits precise setting of the frequency of the sattuner oscillator up to 3.3 GHz in increments of 125 kHz . The tuning process is controlled by a microprocessor via an $\mathrm{I}^{2} \mathrm{C}$ Bus. The device has three output ports, which all can also be used as input ports (two TTL inputs and one A/D converter input). A flag is set when the loop is locked. The input ports and lock flag can be read by the processor via the $\mathrm{I}^{2} \mathrm{C}$ Bus. The mixer-oscillator block includes two balanced mixers (double balanced mixer with low-impedance input), two frequency and amplitude-stable balanced oscillators for Band A and Band B, a low-noise reference voltage source and a band switch.

## Circuit Description

## General Description

## Mixer-Oscillator Block

The mixer-oscillator section includes two balanced mixers (double balanced mixer), two balanced oscillators for Band A and Band B, a reference voltage source and a band switch.

The band switch ensures that only one mixer-oscillator block at a time is activated. In the activated band the signal passes a frontend stage with MESFET amplifier, a doubletuned bandpass filter and is then fed to the balanced mixer input of the IC which has a low-impedance input.
The input signal is mixed there with the on chip oscillator signal from the activated oscillator section.

## PLL Block

The mixer-oscillator signal VCO/VCOx is internally DC-coupled as a differential signal at the programmable divider inputs. The signal subsequently passes through a programmable divider with ratio $\mathrm{N}=256$ through 32767 and is then compared in a digital frequency/phase detector to a reference frequency $f_{\text {REF }}=125 \mathrm{kHz}$. This frequency is derived from a balanced, low-impedance 4 MHz crystal oscillator (pin Q, Qx) divided by $\mathrm{Q}=32$.

The phase detector has two outputs UP and DOWN that drive two current sources I+ and I- of a charge pump. If the negative edge of the divided VCO signal appears prior to the negative edge of the reference signal, the I+ current source pulses for the duration of the phase difference. In the reverse case the I-current source pulses. If the two signals are in phase, the charge pump output (CHGPMP) goes into the high-impedance state (PLL is locked). An active low-pass filter integrates the current pulses to generate the tuning voltage for the VCO (internal amplifier, external pullup resistor at TUNE and external RC circuitry). The charge pump output is also switched into the high-impedance state when the control bit $\mathrm{T} 0=1$. Here it should be noted, however, that the tuning voltage can alter over a long period in the high-impedance state as a result of self-discharge in the peripheral circuity. TUNE may be switched off by the control bit OS to allow external adjustments.
By means of a control bit 5 l the pump current can be switched between two values by software. This programmability permits alteration of the control response of the PLL in the locked-in state. In this way different VCO gains can be compensated, for example.

The software-switched ports P0, P1, and P2 are general-purpose open-collector outputs. The test bit $\mathrm{T} 1=1$, switches the test signals $f_{\text {REF }}(4 \mathrm{MHz} / 32)$ and Cy (divided input signal) to P0 and P1 respectively. P0, P1, and P2 are bidirectional: P0 and P1 are TTL inputs; P2 is an A/D converter input.
Data are exchanged between the processor and the PLL via the $I^{2} C$ Bus. The clock is generated by the processor (input SCL), while pin SDA functions as an input or output depending on the direction of the data (open collector, external pull-up resistor). Both inputs have hysteresis and a low-pass characteristic, which enhance the noise immunity of the $\mathrm{I}^{2} \mathrm{C}$ Bus.

The data from the processor pass through an $\mathrm{I}^{2} \mathrm{C}$ Bus controller. Depending on their function the data are subsequently stored in registers. If the bus is free, both lines will be in the marking state (SDA, SCL are HIGH). Each telegram begins with the start condition and ends with the stop condition. Start condition: SDA goes LOW, while SCL remains HIGH. Stop condition: SDA goes HIGH while SCL remains HIGH. All further information transfer takes place during SCL = LOW, and the data is forwarded to the control logic on the positive clock edge.
The table 3 'Bit Allocation' should be referred to the following description. All telegrams are transmitted byte-by-byte, followed by a ninth clock pulse, during which the control logic returns the SDA line to LOW (acknowledge condition). The first byte is comprised of seven address bits. These are used by the processor to select the PLL from several peripheral components (chip select). The eighth bit (R/W) determines whether data are written into $(R / W=0)$ or read from ( $R / W=1$ ) the PLL.
In the data portion of the telegram during a WRITE operation, the first bit of the first or third data byte determines whether a divider ratio or control information is to follow. In each case the second byte of the same data type or a stop condition has to follow the first byte.
If the address byte indicates a READ operation, the PLL generates an acknowledge and then shifts out the status byte onto the SDA line. If the processor generates an acknowledge, a further status byte is output; otherwise the data line is released to allow the processor to generate a stop condition. The status word consists of two bits from the TTL input ports, three bits from the A/D converter, the lock flag and the power-on flag.
Four different chip addresses can be set by appropriate connection of pin CAU (see table 4 'Address Selection').
When the supply voltage is applied, a power-on reset circuit prevents the PLL from setting the SDA line to LOW, which would block the bus. The power-on reset flag POR is set at power-on and when $V_{\mathrm{vcco}}$ goes below 3.2 V . It will be reset at the end of a READ operation.

The lock detector resets the lock flag FL when the width of the charge pump current pulses is greater than the period of the crystal oscillator (i.e. 250 ns ). Hence, when $F L=1$, the maximum deviation of the input frequency from the programmed frequency is given by

$$
\Delta f= \pm I_{\mathrm{P}}\left(K_{\mathrm{vco}} / f_{\mathrm{Q}}\right)\left(C_{1}+C_{2}\right) /\left(C_{1} C_{2}\right)
$$

where $I_{\mathrm{p}}$ is the charge pump current, $K_{\mathrm{Vco}}$ the VCO gain, $f_{\mathrm{Q}}$ the crystal oscillator frequency and $C_{1}, C_{2}$ the capacitances in the loop filter (see Application Circuit). As the charge pump pulses at $125 \mathrm{kHz}\left(=f_{\text {REF }}\right)$, it takes a maximum of $8 \mu \mathrm{~s}$ for FL to be reset after the loop has lost lock state.
Once FL has been reset, it is set only if the charge pump pulse width is less than 250 ns for eight consecutive $f_{\text {ref }}$ periods. Therefore, it takes between 64 and $72 \mu$ s for FL to be set after the loop regains lock.

Table 3
Bit Allocation Read/Write Data

|  | MSB | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | LSB | Ack |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Write Data

| Address Byte | 1 | 1 | 0 | 0 | 0 | MA1 | MA0 | 0 | Ack |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Prog. Divider Byte1 | 0 | n 14 | n 13 | n 12 | n 11 | n 10 | n 9 | n 8 | Ack |
| Prog. Divider Byte 2 | n 7 | n 6 | n 5 | n 4 | n 3 | n 2 | n 1 | n 0 | Ack |
| Control Byte1 | 1 | 5 I | T 1 | T0 | 1 | 1 | 1 | OS | Ack |
| Control Byte 2 | A/B | x | x | x | x | P2 | P1 | P0 | Ack |

## Read Data

| Address Byte | 1 | 1 | 0 | 0 | 0 | MA1 | MA0 | 1 | Ack |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Status Byte | POR | FL | $x$ | I1 | IO | A2 | A1 | A0 | Ack |

Note: MSB is shifted first.

## Divider Ratio

$$
\begin{aligned}
\mathrm{N}= & 16384 \times \mathrm{n} 14+8192 \times \mathrm{n} 13+4096 \times \mathrm{n} 12+2048 \times \mathrm{n} 11+1024 \times \mathrm{n} 10+512 \times \mathrm{n} 9+ \\
& 256 \times \mathrm{n} 8+128 \times \mathrm{n} 7+64 \times \mathrm{n} 6+32 \times \mathrm{n} 5+16 \times \mathrm{n} 4+8 \times \mathrm{n} 3+4 \times \mathrm{n} 2+2 \times \mathrm{n} 1+\mathrm{n} 0
\end{aligned}
$$

Ports P0, P1, P2
1 Open-collector output is active
0 Open-collector output is inactive, TTL-inputs I1, IO and ADC available

## Bandswitch A/B

High switch to OSC/MIX B

## Pump Current 5I

High switch to high current

## Disabling Tuning Voltage OS

High disables TUNE

Power On Reset flag POR:flag is set at power-on and reset at the end of a READ operation
PLL lock flag FL: flag is set when loop is locked TTL-inputs I1, I0: input data from pins P1/I1, P0/I0

Table 4

## Address Selection

| Voltage at CAS | M1 | M0 |
| :--- | :--- | :--- |
| $(0 \ldots 0.1) \times V_{\mathrm{VCCD}}$ | 0 | 0 |
| Open circuit | 0 | 1 |
| $(0.4 \ldots 0.6) \times V_{\mathrm{VCCD}}$ | 1 | 0 |
| $(0.9 \ldots 1) \times V_{\mathrm{VCCD}}$ | 1 | 1 |

Table 5
Test Modes

| Test Mode | T1 | T0 |
| :--- | :--- | :--- |
| Normal operation | 0 | 0 |
| P1 $=$ Cy output, P0 $=f_{\text {REF }}$ output | 1 | 0 |
| Charge pump output CHGPMP is in high-impedance state | 0 | 1 |
| TTL-inputs I1/I0 are Cy $/ f_{\text {REF }}$ inputs of phase detector | 1 | 1 |

## Table 6

A/D Converter Levels

| Voltage at P2/ADC | A2 | A1 | A0 |
| :--- | :--- | :--- | :--- |
| $(0 \ldots 0.15) \times V_{\mathrm{VCCD}}$ | 0 | 0 | 0 |
| $(0.15 \ldots 0.3) \times V_{\mathrm{VCCD}}$ | 0 | 0 | 1 |
| $(0.3 \ldots 0.45) \times V_{\mathrm{VCCD}}$ | 0 | 1 | 0 |
| $(0.45 \ldots 0.6) \times V_{\mathrm{VCCD}}$ | 0 | 1 | 1 |
| $(0.6 \ldots 1) \times V_{\mathrm{VCCD}}$ | 1 | 0 | 0 |

$\qquad$

4 Addressing $\longrightarrow$ Ack. 1st Byte Ack. 2nd Byte Ack. 3rd Byte Ack. 4th Byte Ack.


Telegram examples:

```
Start-Addr-DR1-DR2-CW1-CW2-Stop
Start-Addr-CW1-CW2-DR1-DR2-Stop
Start-Addr-DR1-DR2-CW1-Stop
Start-Addr-CW1-CW2-DR1-Stop
Start-Addr-DR1-DR2-Stop
Start-Addr-CW1-CW2-Stop
Start-Addr-DR1-Stop
Start-Addr-CW1-Stop
```

Start $=$ Start Condition
Addr = Address
DR1 = Divider Ratio 1st Byte
DR2 = Divider Ratio 2nd Byte
CW1 $=$ Control Word 1st Byte
CW2 = Control Word 2nd Byte
Stop $=$ Stop Condition

UED08015

Figure 12

## Circuit Description

## Absolute Maximum Ratings

$T_{\mathrm{A}}=-20^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$

| Parameter | Symbol | Limit Values |  | Unit | Remarks |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | min. | max. |  |  |

## PLL

| Supply voltage | $V_{\mathrm{VCCD}}$ | -0.3 | +6 | V |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Current | $I_{\mathrm{VCCD}}$ |  | 40 | mA |  |
| Output CHGPMP | $V_{\mathrm{CHGPMP}}$ | -0.3 | +3.5 | V |  |
| Crystal oscillator pins Q, Qx | $V_{\mathrm{Q}}$ | -0.3 | $V_{\mathrm{VCCD}}$ | V |  |
| Bus input/output SDA | $V_{\mathrm{SDA}}$ | -0.3 | +6 | V |  |
| Bus input SCL | $V_{\mathrm{SCL}}$ | -0.3 | +6 | V |  |
| Port outputs P0, P1, P2 | $V_{\mathrm{P}}$ | -0.3 | +13 | V |  |
| Chip address switch CAU | $V_{\mathrm{CAU}}$ | -0.3 | $V_{\mathrm{VCCD}}$ | V |  |
| Output active filter TUNE | $V_{\mathrm{TUNE}}$ | -0.3 | +33 | V |  |
| Bus output SDA | $I_{\mathrm{SDAL}}$ | -1 | 5 | mA | open collector |
| Port outputs P0, P1, P2 | $I_{\mathrm{PL}}$ | -1 | 15 | mA | open collector |
| Total port output current | $\Sigma I_{\mathrm{PL}}$ |  | 20 | mA |  |
| Junction temperature | $T_{\mathrm{j}}$ |  | +125 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | $T_{\mathrm{S}}$ | -40 | +125 | ${ }^{\circ} \mathrm{C}$ |  |
| Thermal resistance (junction to | $R_{\mathrm{thA}}$ |  | 75 | $\mathrm{~K} / \mathrm{W}$ |  |
| ambient) |  |  |  |  |  |

## Mixer-Oscillator

| Supply voltage | $V_{\mathrm{VCCA}}$ | -0.3 | +6 | V |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Current | $I_{\mathrm{VCCA}}$ |  | 40 | mA |  |
| Output IF, IFX | $I_{\mathrm{IF}}, I_{\mathrm{IFX}}$ |  | 9 | mA | open collector |

## Operating Range

| Parameter | Symbol | Limit Values |  | Units | Remarks |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | min. | max. |  |  |
| Supply voltage | $V_{\mathrm{VCCD}}$ | +4.5 | +5.5 | V |  |
| Supply voltage | $V_{\mathrm{VCCA}}$ | +4.5 | +5.5 | V |  |

## Operating Range

| Parameter | Symbol | Limit Values |  | Units | Remarks |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | min. | max. |  |  |
| Supply current | $I_{\mathrm{VCCD}}$ | 18 | 35 | mA |  |
| Supply current | $I_{\mathrm{VCCA}}$ | 18 | 35 | mA |  |
| Mixer output voltage | $V_{\mathrm{FF}}, I_{\mathrm{FX}}$ | +4.5 | +5.5 | V | open collector |
| Mixer output current | $I_{\mathrm{F}} I_{\mathrm{FX}}$ | 4.0 | 8.0 | mA | open collector |
| Programmable divider factor | $N$ | 256 | 32767 |  |  |
| Band A Mixer input frequency range | $f_{\mathrm{MA}}$ | 900 | 2050 | MHz |  |
| Band B Mixer input frequency range | $f_{\mathrm{MB}}$ | 1700 | 2550 | MHz |  |
| Band A Oscillator frequency range | $f_{\mathrm{OA}}$ | 1350 | 2300 | MHz |  |
| Band B Oscillator frequency range | $f_{\mathrm{OB}}$ | 2250 | 3000 | MHz |  |
| Ambient temperature | $T_{\mathrm{A}}$ | -20 | +80 | ${ }^{\circ} \mathrm{C}$ |  |

## AC/DC Characteristics

$V_{\mathrm{VCCD}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V} ; T_{\mathrm{A}}=-20^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$

| Parameter | Symbol | Limit Values |  |  | Units | Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | min. | typ. | max. |  |  |
| PLL |  |  |  |  |  |  |
| Supply current | $I_{\mathrm{VCCD}}$ | 21 | 26 | 31 | mA | $V_{\mathrm{VCCD}}=5 \mathrm{~V}$ |

## Crystal Oscillator Connections Q, QX

| Crystal frequency | $f_{\text {Q }}$ | 3.2 | 4.0 | 4.8 | MHz | series resonance |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Crystal resistance ${ }^{1)}$ | $R_{\text {Q }}$ | 10 |  | 100 | $\Omega$ | series resonance |
| Oscillation frequency | $f_{\text {Q }}$ | 3.99975 | 4.000 | 4.00025 | MHz | $f_{\mathrm{Q}}=4 \mathrm{MHz}$ |
| Drive current ${ }^{\text {1 }}$ | $I_{Q}$ | tbd | tbd | tbd | HArms | $f_{\mathrm{Q}}=4 \mathrm{MHz}$ |
| Input impedance | $Z_{Q}$ | -600 | -750 | -900 | $\Omega$ | $f_{\mathrm{Q}}=4 \mathrm{MHz}$ |
| Margin from $1^{\text {st }}$ (fundamental) to $2^{\text {nd }}$ and $3^{\text {rd }}$ harmonics ${ }^{1)}$ | $a_{\text {H }}$ |  |  | 20 | dB | $f_{\mathrm{Q}}=4 \mathrm{MHz}$ |

[^0]AC/DC Characteristics (cont'd)
$V_{\mathrm{VCCD}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V} ; T_{\mathrm{A}}=-20^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$

| Parameter | Symbol | Limit Values |  |  | Units | Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | min. | typ. | max. |  |  |

Charge Pump Output CHGPMP ( $V_{\mathrm{vccd}}=5 \mathrm{~V}$ )

| HIGH output current | $I_{\mathrm{CPH}}$ | $\pm 90$ | $\pm 220$ | $\pm 300$ | $\mu \mathrm{~A}$ | $5 \mathrm{I}=1, V_{\mathrm{CP}}=2 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| LOW output current | $I_{\mathrm{CPL}}$ | $\pm 22$ | $\pm 50$ | $\pm 75$ | $\mu \mathrm{~A}$ | $5 \mathrm{I}=0, V_{\mathrm{CP}}=2 \mathrm{~V}$ |
| Tristate current | $I_{\mathrm{CPZ}}$ |  | +1 |  | nA | $\mathrm{TO}=1, V_{\mathrm{CP}}=2 \mathrm{~V}$ |
| Output voltage | $V_{\mathrm{CP}}$ | 1.0 |  | 2.5 | V | locked |

Drive Output TUNE (open collector)

| HIGH output current | $I_{\mathrm{TH}}$ |  |  | 10 | $\mu \mathrm{~A}$ | $V_{\mathrm{TH}}=33 \mathrm{~V}$, <br> $\mathrm{T} 0=1$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| LOW output voltage | $V_{\mathrm{TL}}$ |  |  | 0.5 | V | $I_{\mathrm{TL}}=1.5 \mathrm{~mA}$ |

## Port Outputs P0, P1, P2 (open collector)

| HIGH output current | $I_{\mathrm{POH}}$ |  |  | 10 | $\mu \mathrm{~A}$ | $V_{\mathrm{POH}}=13.5 \mathrm{~V}$ |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| LOW output voltage | $V_{\mathrm{POL}}$ |  |  | 0.5 | V | $I_{\mathrm{POL}}=15 \mathrm{~mA}$ |

## TTL Port Inputs P0, P1

| HIGH input voltage | $V_{\text {PIH }}$ | 2.7 |  |  | $V$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| LOW input voltage | $V_{\text {PIL }}$ |  |  | 0.8 | V |  |
| HIGH input current | $I_{\text {PIH }}$ |  |  | 10 | $\mu \mathrm{~A}$ | $V_{\text {PIH }}=13.5 \mathrm{~V}$ |
| LOW input current | $I_{\text {PIL }}$ |  | -10 |  | $\mu \mathrm{~A}$ | $V_{\text {PIL }}=0 \mathrm{~V}$ |

## ADC Port Input P2

| HIGH input current | $I_{\text {ADCH }}$ |  |  | 10 | $\mu \mathrm{~A}$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| LOW input current | $I_{\mathrm{ADCL}}$ | -10 |  |  | $\mu \mathrm{~A}$ |  |

AC/DC Characteristics (cont'd)
$V_{\mathrm{VCCD}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V} ; T_{\mathrm{A}}=-20^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$

| Parameter | Symbol | Limit Values |  |  | Units | Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | min. | typ. | max. |  |  |

## Address Selection Input CAS

| HIGH input current | $I_{\text {CASH }}$ |  |  | 50 | $\mu \mathrm{~A}$ | $V_{\text {CASH }}=5 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| LOW input current | $I_{\text {CASL }}$ | -50 |  |  | $\mu \mathrm{~A}$ | $V_{\text {CASL }}=0 \mathrm{~V}$ |

## $\mathbf{I}^{2} \mathrm{C}$ Bus

| Bus inputs <br> SCL, SDA |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| HIGH input voltage | $V_{\mathrm{IH}}$ | 3 |  | 5.5 | V |  |
| LOW input voltage | $V_{\mathrm{IL}}$ |  |  | 1.5 | V |  |
| HIGH input current | $I_{\mathrm{IH}}$ |  |  | 10 | $\mu \mathrm{~A}$ | $V_{\mathrm{IH}}=V_{\mathrm{S}}$ |
| LOW input current | $I_{\mathrm{IL}}$ | -20 |  |  | $\mu \mathrm{~A}$ | $V_{\mathrm{IL}}=0 \mathrm{~V}$ |

## Bus Output SDA (open collector)

| HIGH output current | $I_{\mathrm{OH}}$ |  |  | 10 | $\mu \mathrm{~A}$ | $V_{\mathrm{OH}}=5.5 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| LOW output voltage | $V_{\mathrm{OL}}$ |  |  | 0.4 | V | $I_{\mathrm{OL}}=3 \mathrm{~mA}$ |

Edge Speed SCL, SDA

| Rise time | $t_{\mathrm{r}}$ |  |  | 300 | ns |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Fall time | $t_{\mathrm{f}}$ |  |  | 300 | ns |  |

Clock Timing SCL

| Frequency | $f_{\mathrm{SCL}}$ | 0 |  | 400 | kHz |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| HIGH pulse width | $t_{\mathrm{H}}$ | 0.6 |  |  | $\mu \mathrm{~s}$ |  |
| LOW pulse width | $t_{\mathrm{L}}$ | 1.3 |  |  | $\mu \mathrm{~s}$ |  |

AC/DC Characteristics (cont'd)
$V_{\mathrm{VCCD}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V} ; T_{\mathrm{A}}=-20^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$

| Parameter | Symbol | Limit Values |  |  | Units | Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | min. | typ. | max. |  |  |

## Start Condition

| Set-up time | $t_{\text {susta }}$ | 0.6 |  |  | $\mu \mathrm{~s}$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Hold time | $t_{\text {hsta }}$ | 0.6 |  |  | $\mu \mathrm{~s}$ |  |

## Stop Condition

| Set-up time | $t_{\text {susto }}$ | 0.6 |  |  | $\mu \mathrm{~s}$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bus free | $t_{\text {buf }}$ | 1.3 |  |  | $\mu \mathrm{~s}$ |  |

## Data Transfer

| Set-up time | $t_{\text {sudat }}$ | 0.1 |  |  | $\mu \mathrm{s}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hold time | $t_{\text {hdat }}$ | 0 |  |  | $\mu \mathrm{s}$ |  |
| Input hysteresis SCL, SDA ${ }^{11}$ | $V_{\text {hys }}$ |  | 200 |  | mV |  |
| Noise immunity SCL, SDA ${ }^{1 \text { 1, } 2)}$ | $V_{N}$ |  | 5 |  | Vpp | $\begin{aligned} & \hline f_{\mathrm{N}}=1 \mathrm{MHz} \ldots \\ & 14 \mathrm{MHz} \end{aligned}$ |
| Capacitive load for each bus line | $C_{\mathrm{L}}$ |  |  | 400 | pF |  |

## Mixer-Oscillator

| Current <br> consumption | $I_{\mathrm{VCCA}}$ | 21 | 26 | 32 | mA | Bit A/B $=\mathrm{L}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | $I_{\mathrm{VCCB}}$ | 21 | 26 | 32 | mA | Bit A/B $=\mathrm{H}$ |
| Mixer output <br> impedance | $R_{\mathrm{IF}, \mathrm{IFX}}$ |  | 11 |  | $\mathrm{k} \Omega$ | Parallel <br> equivalent circuit |
|  | $C_{\text {IF, IFx }}$ |  | 0.5 |  | pF | Parallel <br> equivalent circuit |

[^1]AC/DC Characteristics (cont'd)
$V_{\text {VCCD }}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V} ; T_{\mathrm{A}}=-20^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$

| Parameter | Symbol | Limit Values |  |  | Units | Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | min. | typ. | max. |  |  |

## Band A Circuit Section

| Oscillator frequency range | $f_{\text {OscA }}$ | 1350 |  | 2550 | MHz | $V_{\mathrm{d}}=0 \ldots 28 \mathrm{~V}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillator drift | $\Delta f_{\text {OscA }}$ |  |  | 2 | MHz | $V_{\mathrm{S}}=5 \mathrm{~V} \pm 10 \%$ |
|  | $\Delta f_{\text {OscA }}$ |  |  | 2 | MHz | $\Delta T=25^{\circ} \mathrm{C}$ |
|  | $\Delta f_{\text {OscA }}$ |  |  | 5 | MHz | $t=5 \mathrm{~s}$ up to 15 min. after switching on |
| Oscillator pulling | $V_{\text {MIXA }}$ |  |  |  | $\mathrm{dB} \mu \mathrm{V}$ | $\Delta f=\mathrm{tbd}$ |
|  | $V_{\text {MIXA }}$ |  |  |  | $\mathrm{dB} \mu \mathrm{V}$ | $\Delta f=\mathrm{tbd}$ |
|  | $V_{\text {MIXA }}$ |  |  |  | $\mathrm{dB} \mu \mathrm{V}$ | $\Delta f_{\text {int }}=\mathrm{tbd}$ |
|  | $V_{\text {MIXA }}$ |  |  |  | $\mathrm{dB} \mu \mathrm{V}$ | $\Delta f_{\text {int }}=\mathrm{tbd}$ |
| Mixer gain | $G_{\text {MixA }}$ | 3 | 6 | 9 | dB |  |
| Mixer noise figure | $F_{\text {MixA }}$ |  | 9 |  | dB | $\begin{aligned} & f_{\mathrm{e}}=950 \mathrm{MHz} \\ & \text { (DSB) } \end{aligned}$ |
|  | $F_{\text {MixA }}$ |  | 15 |  | dB | $\begin{aligned} & f_{\mathrm{e}}=2.1 \mathrm{GHz} \\ & \text { (DSB) } \end{aligned}$ |
| Mixer input impedance | $R_{\text {MixA }}$ |  | 25 |  | $\Omega$ | serial equivalent circuit |
|  | $L_{\text {MixA }}$ |  | 10 |  | nH | serial equivalent circuit |
| IF suppression | $a_{\text {IF }}$ |  | 20 |  | dB | $V_{\text {MixB }}=80 \mathrm{~dB} \mu \mathrm{~V}$ |

AC/DC Characteristics (cont'd)
$V_{\text {VCCD }}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V} ; T_{\mathrm{A}}=-20^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$

| Parameter | Symbol | Limit Values |  |  | Units | Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | min. | typ. | max. |  |  |

## Band B Circuit Section

| Oscillator frequency range | $\Delta f_{\text {OscB }}$ | 2.25 |  | 3.0 | GHz | $V_{\mathrm{t}}=0 \ldots 28 \mathrm{~V}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillator drift | $\Delta f_{\text {OscB }}$ |  |  | 1 | MHz | $V_{\mathrm{S}}=5 \mathrm{~V} \pm 10 \%$ |
|  | $\Delta f_{\text {OscB }}$ |  |  | 1 | MHz | $\Delta T=25^{\circ} \mathrm{C}$ |
|  | $\Delta f_{\text {OscB }}$ |  |  | 2 | MHz | $t=5 \mathrm{~s}$ up to 15 min . after switching on |
| Oscillator pulling | $V_{\text {MIXB }}$ |  |  |  | $\mathrm{B} \mu \mathrm{V}$ | $\Delta f=\mathrm{tbd}$ |
|  | $V_{\text {MIXB }}$ |  |  |  | $\mathrm{B} \mu \mathrm{V}$ | $\Delta f=\mathrm{tbd}$ |
|  | $V_{\text {MIXB }}$ |  |  |  | $\mathrm{dB} \mu \mathrm{V}$ | $\Delta f_{\text {int }}=\mathrm{tbd}$ |
|  | $V_{\text {MIXB }}$ |  |  |  | $\mathrm{dB} \mu \mathrm{V}$ | $\Delta f_{\text {int }}=$ tbd |
| Mixer gain | $G_{\text {MixB }}$ |  | 3 |  | dB |  |
| Mixer noise figure | $F_{\text {MixB }}$ |  | 15 |  | dB | $\begin{aligned} & f_{\mathrm{e}}=2.0 \mathrm{GHz} \\ & (\mathrm{DSB}) \end{aligned}$ |
|  |  |  | 18 |  | dB | $\begin{aligned} & f_{\mathrm{e}}=2.5 \mathrm{GHz} \\ & \text { (DSB) } \end{aligned}$ |
| Mixer input impedance | $R_{\text {MixB }}$ |  | 35 |  | $\Omega$ | serial equivalent circuit |
|  | $L_{\text {MixB }}$ |  | 10 |  | nH | serial equivalent circuit |
| IF suppression | $a_{\text {IF }}$ |  | 20 |  | dB | $V_{\text {Mix }}=80 \mathrm{~dB} \mu \mathrm{~V}$ |

## Test Circuit 1



Figure 13
Measurement of Crystal Oscillator Frequency


Figure 14
Equivalent I/O-Schematic

## Test Circuit 2



Figure 15
Measurement of S-Parameter S11, S12, S21, S22 and Calculation of $\pi$-Equivalent Circuit

Table 7
Test Frequency

| Test Point | Test Frequency in MHz | Pin $\mathbf{x}$ | Pin $\mathbf{y}$ |
| :--- | :--- | :--- | :--- |
| Mixer input impedance A | 950 | 1 | 2 |
| Mixer input impedance B | 2000 | 3 | 4 |

## Test Circuit 3



Figure 16

## Measurement of Output Capacitance by Measurement of

 S-Parameters S11, S12, S21, S22 at 480 MHzTest Circuit 4


Figure 17

## Equivalent I/O-Schematic



Figure 18
Equivalent I/O-Schematic of Charge Pump


Figure 19
Equivalent I/O-Schematic of Port Pins


Figure 20
Equivalent I/O-Schematic of CAS Pin


Figure 21
Equivalent I/O-Schematic of SDA/SCL Pins
$\qquad$


Figure 22
Equivalent I/O-Schematic of MIXA / MIXAX / MIXB / MIXBX Pins


Figure 23
Equivalent I/O-Schematic of Oscillator Pins


Figure 24

## $\mathbf{I}^{2} \mathbf{C}$ Bus Timing


[^0]:    Notes see page 141.

[^1]:    1) Design note: no $100 \%$ final inspection.
    ${ }^{2)}$ Sinusoidal noise signal applied via 33 pF coupling capacitor.
